Part Number Hot Search : 
250MMB A143E 74ABT SM2761 3SBP375 D4126 LL103A 120B2
Product Description
Full Text Search
 

To Download MX29LV640DB Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b features general features ? 8,388,608 x 8 / 4,194,304 x 16 switchable ? sector structure - 8kb(4kw) x 8 and 64kb(32kw) x 127 ? extra 128-word sector for security - features factory locked and identifiable, and customer lockable ? sector groups protection / chip unprotect - provides sector group protect function to prevent program or erase operation in the protected sector group - provides chip unprotect function to allow code changing - provides temporary sector group unprotect function for code changing in previously protected sector groups ? single power supply operation - 2.7 to 3.6 volt for read, erase, and program operations ? latch-up protected to 100ma from -1v to 1.5 x vcc ? low vcc write inhibit : vcc <= vlko ? compatible with jedec standard - pinout and software compatible to single power supply flash performance ? high performance - fast access time: 90ns - fast program time: 11us/word (typical) - fast erase time: 0.7s/sector, 45s/chip (typical) ? low power consumption - low active read current: 9ma (typical) at 5mhz - low standby current: 5ua (typical) ? 100,000 erase/program cycle (typical) ? 10 years data retention software features ? erase suspend/ erase resume - suspends sector erase operation to read data from or program data to another sector which is not being erased ? status reply - data# polling & toggle bits provide detection of program and erase operation completion ? support common flash interface (cfi) hardware features ? ready/busy# (ry/by#) output - provides a hardware method of detecting program and erase operation completion ? hardware reset (reset#) input - provides a hardware method to reset the internal state machine to read mode ? wp#/acc input pin - provides accelerated program capability 64m-bit [8m x 8/4m x 16] single voltage 3v only flash memory www.datasheet.co.kr datasheet pdf - http://www..net/
2 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b package ? 44-pin sop ? 48-pin tsop ? 48-ball lfbga ? all pb-free devices are rohs compliant pin configuration 48 tsop a15 a14 a13 a12 a11 a10 a9 a8 a19 a20 we# reset# a21 wp#/acc ry/by# a18 a17 a7 a6 a5 a4 a3 a2 a1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 a16 byte# gnd q15/a-1 q7 q14 q6 q13 q5 q12 q4 v cc q11 q3 q10 q2 q9 q1 q8 q0 oe# gnd ce# a0 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 mx29lv640d t/b 44 sop 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 a21 a18 a17 a7 a6 a5 a4 a3 a2 a1 a0 ce# gnd oe# q0 q8 q1 q9 q2 q10 q3 q11 a20 a19 a8 a9 a10 a11 a12 a13 a14 a15 a16 we# gnd q15 q7 q14 q6 q13 q5 q12 q4 vcc mx29lv640d t/b 48-ball lfbga 6mm x 8mm (ball pich=0.8mm), top view, balls facing down a13 6 5 4 3 2 1 abcdefgh a9 a7 a3 we# ry/ by# a12 a8 wp#/ acc a17 a4 a14 a10 a21 a18 a6 a2 a15 a11 re- set# a19 a20 a5 a1 a16 q7 q5 q2 q0 a0 byte# q15/ a-1 q14 q12 q10 q8 q13 vcc q11 q9 gnd q6 q4 q3 q1 gnd ce# oe# 8.0 mm 6.0 mm www.datasheet.co.kr datasheet pdf - http://www..net/
3 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b logic symbol 16 or 8 q0-q15 (a-1) ry/by# a0-a21 ce# oe# we# reset# wp#/acc byte# 22 symbol pin name a0~a21 address input q0~q14 data inputs/outputs q15/a-1 q15(word mode)/lsb addr(byte mode) ce# chip enable input we# write enable input oe# output enable input reset# hardware reset pin, active low byte# word/byte selection input wp#/acc h ardw are write protect/programming acceleration input ry/by# read/busy output vcc +3.0v single power supply gnd device ground pin description www.datasheet.co.kr datasheet pdf - http://www..net/
4 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b block diagram control input logic program/erase high voltage write s tat e machine (wsm) s tat e register flash array x-decoder address latch and buffer y-pass gate y-decoder array source hv command data decoder command data latch i/o buffer pgm data hv program data latch sense amplifier q0-q15/a-1 a0-am am: msb address ce# oe# we# reset# byte# wp#/acc www.datasheet.co.kr datasheet pdf - http://www..net/
5 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b mx29lv640dt sector group architecture table 1. block structure sector sector size sector s ector address address range group byte mode word mode a21-a12 byte mode (x8) word mode (x16) (kbytes) (kwords) 1 64 32 sa0 0000000xxx 000000h-00ffffh 000000h-07fffh 1 64 32 sa1 0000001xxx 010000h-01ffffh 008000h-0ffffh 1 64 32 sa2 0000010xxx 020000h-02ffffh 010000h-17fffh 1 64 32 sa3 0000011xxx 030000h-03ffffh 018000h-01ffffh 2 64 32 sa4 0000100xxx 040000h-04ffffh 020000h-027fffh 2 64 32 sa5 0000101xxx 050000h-05ffffh 028000h-02ffffh 2 64 32 sa6 0000110xxx 060000h-06ffffh 030000h-037fffh 2 64 32 sa7 0000111xxx 070000h-07ffffh 038000h-03ffffh 3 64 32 sa8 0001000xxx 080000h-08ffffh 040000h-047fffh 3 64 32 sa9 0001001xxx 090000h-09ffffh 048000h-04ffffh 3 64 32 sa10 0001010xxx 0a0000h-0affffh 050000h-057fffh 3 64 32 sa11 0001011xxx 0b0000h-0bffffh 058000h-05ffffh 4 64 32 sa12 0001100xxx 0c0000h-0cffffh 060000h-067fffh 4 64 32 sa13 0001101xxx 0d0000h-0dffffh 068000h-06ffffh 4 64 32 sa14 0001110xxx 0e0000h-0effffh 070000h-077fffh 4 64 32 sa15 0001111xxx 0f0000h-0fffffh 078000h-07ffffh 5 64 32 sa16 0010000xxx 100000h-10ffffh 080000h-087fffh 5 64 32 sa17 0010001xxx 110000h-11ffffh 088000h-08ffffh 5 64 32 sa18 0010010xxx 120000h-12ffffh 090000h-097fffh 5 64 32 sa19 0010011xxx 130000h-13ffffh 098000h-09ffffh 6 64 32 sa20 0010100xxx 140000h-14ffffh 0a0000h-0a7fffh 6 64 32 sa21 0010101xxx 150000h-15ffffh 0a8000h-0affffh 6 64 32 sa22 0010110xxx 160000h-16ffffh 0b0000h-0b7fffh 6 64 32 sa23 0010111xxx 170000h-17ffffh 0b8000h-0bffffh 7 64 32 sa24 0011000xxx 180000h-18ffffh 0c0000h-0c7fffh 7 64 32 sa25 0011001xxx 190000h-19ffffh 0c8000h-0cffffh 7 64 32 sa26 0011010xxx 1a0000h-1affffh 0d0000h-0d7fffh 7 64 32 sa27 0011011xxx 1b0000h-1bffffh 0 d8000h-0dffffh 8 64 32 sa28 0011100xxx 1c0000h- 1cffffh 0e0000h-0e7fffh 8 64 32 sa29 0011101xxx 1d0000h- 1dffffh 0e8000h-0effffh 8 64 32 sa30 0011110xxx 1e0000h-1effffh 0f0000h-0f7fffh 8 64 32 sa31 0011111xxx 1f0000h-1fffffh 0f8000h-0fffffh 9 64 32 sa32 0100000xxx 200000h-20ffffh 100000h-107fffh 9 64 32 sa33 0100001xxx 210000h-21ffffh 108000h-10ffffh 9 64 32 sa34 0100010xxx 220000h-22ffffh 110000h-117fffh 9 64 32 sa35 0100011xxx 230000h-23ffffh 118000h-11ffffh 10 64 32 sa36 0100100xxx 240000h-24ffffh 120000h-127fffh 10 64 32 sa37 0100101xxx 250000h-25ffffh 128000h-12ffffh 10 64 32 sa38 0100110xxx 260000h-26ffffh 130000h-137fffh 10 64 32 sa39 0100111xxx 270000h-27ffffh 138000h-13ffffh www.datasheet.co.kr datasheet pdf - http://www..net/
6 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b sector sector size sector s ector address address range group byte mode word mode a21-a12 byte mode (x8) word mode (x16) (kbytes) (kwords) 11 64 32 sa40 0101000xxx 280000h-28ffffh 140000h-147fffh 11 64 32 sa41 0101001xxx 290000h-29ffffh 148000h-14ffffh 11 64 32 sa42 0101010xxx 2a0000h-2affffh 150000h-157fffh 11 64 32 sa43 0101011xxx 2b0000h-2bffffh 158000h-15ffffh 12 64 32 sa44 0101100xxx 2c0000h-2cffffh 160000h-147fffh 12 64 32 sa45 0101101xxx 2d0000h-2dffffh 168000h-14ffffh 12 64 32 sa46 0101110xxx 2e0000h-2effffh 170000h-177fffh 12 64 32 sa47 0101111xxx 2f0000h-2fffffh 178000h-17ffffh 13 64 32 sa48 0110000xxx 300000h-30ffffh 180000h-187fffh 13 64 32 sa49 0110001xxx 310000h-31ffffh 188000h-18ffffh 13 64 32 sa50 0110010xxx 320000h-32ffffh 190000h-197fffh 13 64 32 sa51 0110011xxx 330000h-33ffffh 198000h-19ffffh 14 64 32 sa52 0110100xxx 340000h-34ffffh 1a0000h-1a7fffh 14 64 32 sa53 0110101xxx 350000h-35ffffh 1a8000h-1affffh 14 64 32 sa54 0110110xxx 360000h-36ffffh 1b0000h-1b7fffh 14 64 32 sa55 0110111xxx 370000h-37ffffh 1b8000h-1bffffh 15 64 32 sa56 0111000xxx 380000h-38ffffh 1c0000h-1c7fffh 15 64 32 sa57 0111001xxx 390000h-39ffffh 1c8000h-1cffffh 15 64 32 sa58 0111010xxx 3a0000h-3affffh 1d0000h-1d7fffh 15 64 32 sa59 0111011xxx 3b0000h-3bffffh 1d8000h-1dffffh 16 64 32 sa60 0111100xxx 3c0000h- 3cffffh 1e0000h-1e7fffh 16 64 32 sa61 0111101xxx 3d0000h- 3dffffh 1e8000h-1effffh 16 64 32 sa62 0111110xxx 3e0000h-3effffh 1f0000h-1f7fffh 16 64 32 sa63 0111111xxx 3f0000h-3fffffh 1f8000h-1fffffh 17 64 32 sa64 1000000xxx 400000h-40ffffh 200000h-207fffh 17 64 32 sa65 1000001xxx 410000h-41ffffh 208000h-20ffffh 17 64 32 sa66 1000010xxx 420000h-42ffffh 210000h-217fffh 17 64 32 sa67 1000011xxx 430000h-43ffffh 218000h-21ffffh 18 64 32 sa68 1000100xxx 440000h-44ffffh 220000h-227fffh 18 64 32 sa69 1000101xxx 450000h-45ffffh 228000h-22ffffh 18 64 32 sa70 1000110xxx 460000h-46ffffh 230000h-237fffh 18 64 32 sa71 1000111xxx 470000h-47ffffh 238000h-23ffffh 19 64 32 sa72 1001000xxx 480000h-48ffffh 240000h-247fffh 19 64 32 sa73 1001001xxx 490000h-49ffffh 248000h-24ffffh 19 64 32 sa74 1001010xxx 4a0000h-4affffh 250000h-257fffh 19 64 32 sa75 1001011xxx 4b0000h-4bffffh 258000h-25ffffh 20 64 32 sa76 1001100xxx 4c0000h-4cffffh 260000h-247fffh 20 64 32 sa77 1001101xxx 4d0000h-4dffffh 268000h-24ffffh 20 64 32 sa78 1001110xxx 4e0000h-4effffh 270000h-277fffh 20 64 32 sa79 1001111xxx 4f0000h-4fffffh 278000h-27ffffh www.datasheet.co.kr datasheet pdf - http://www..net/
7 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b sector sector size sector s ector address address range group byte mode word mode a21-a12 byte mode (x8) word mode (x16) (kbytes) (kwords) 21 64 32 sa80 1010000xxx 500000h-50ffffh 280000h-287fffh 21 64 32 sa81 1010001xxx 510000h-51ffffh 288000h-28ffffh 21 64 32 sa82 1010010xxx 520000h-52ffffh 290000h-297fffh 21 64 32 sa83 1010011xxx 530000h-53ffffh 298000h-29ffffh 22 64 32 sa84 1010100xxx 540000h-54ffffh 2a0000h-2a7fffh 22 64 32 sa85 1010101xxx 550000h-55ffffh 2a8000h-2affffh 22 64 32 sa86 1010110xxx 560000h-56ffffh 2b0000h-2b7fffh 22 64 32 sa87 1010111xxx 570000h-57ffffh 2b8000h-2bffffh 23 64 32 sa88 1011000xxx 580000h-58ffffh 2c0000h-2c7fffh 23 64 32 sa89 1011001xxx 590000h-59ffffh 2c8000h-2cffffh 23 64 32 sa90 1011010xxx 5a0000h-5affffh 2d0000h-2d7fffh 23 64 32 sa91 1011011xxx 5b0000h-5bffffh 2d8000h-2dffffh 24 64 32 sa92 1011100xxx 5c0000h- 5cffffh 2e0000h-2e7fffh 24 64 32 sa93 1011101xxx 5d0000h- 5dffffh 2e8000h-2effffh 24 64 32 sa94 1011110xxx 5e0000h-5effffh 2f0000h-2f7fffh 24 64 32 sa95 1011111xxx 5f0000h-5fffffh 2f8000h-2fffffh 25 64 32 sa96 1100000xxx 600000h-60ffffh 300000h-307fffh 25 64 32 sa97 1100001xxx 610000h-61ffffh 308000h-30ffffh 25 64 32 sa98 1100010xxx 620000h-62ffffh 310000h-317fffh 25 64 32 sa99 1100011xxx 630000h-63ffffh 318000h-31ffffh 26 64 32 sa100 1100100xxx 640000h-64ffffh 320000h-327fffh 26 64 32 sa101 1100101xxx 650000h-65ffffh 328000h-32ffffh 26 64 32 sa102 1100110xxx 660000h-66ffffh 330000h-337fffh 26 64 32 sa103 1100111xxx 670000h-67ffffh 338000h-33ffffh 27 64 32 sa104 1101000xxx 680000h-68ffffh 340000h-347fffh 27 64 32 sa105 1101001xxx 690000h-69ffffh 348000h-34ffffh 27 64 32 sa106 1101010xxx 6a0000h-6affffh 350000h-357fffh 27 64 32 sa107 1101011xxx 6b0000h-6bffffh 358000h-35ffffh 28 64 32 sa108 1101100xxx 6c0000h-6cffffh 360000h-347fffh 28 64 32 sa109 1101101xxx 6d0000h-6dffffh 368000h-34ffffh 28 64 32 sa110 1101110xxx 6e0000h-6effffh 370000h-377fffh 28 64 32 sa111 1101111xxx 6f0000h-6fffffh 378000h-37ffffh 29 64 32 sa112 1110000xxx 700000h-70ffffh 380000h-387fffh 29 64 32 sa113 1110001xxx 710000h-71ffffh 388000h-38ffffh 29 64 32 sa114 1110010xxx 720000h-72ffffh 390000h-397fffh 29 64 32 sa115 1110011xxx 730000h-73ffffh 398000h-39ffffh 30 64 32 sa116 1110100xxx 740000h-74ffffh 3a0000h-3a7fffh 30 64 32 sa117 1110101xxx 750000h-75ffffh 3a8000h-3affffh 30 64 32 sa118 1110110xxx 760000h-76ffffh 3b0000h-3b7fffh 30 64 32 sa119 1110111xxx 770000h-77ffffh 3b8000h-3bffffh www.datasheet.co.kr datasheet pdf - http://www..net/
8 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b top boot security sector addresses sector sector size sector s ector address address range group byte mode word mode a21-a12 byte mode (x8) word mode (x16) (kbytes) (kwords) 31 64 32 sa120 1111000xxx 780000h-78ffffh 3c0000h-3c7fffh 31 64 32 sa121 1111001xxx 790000h-79ffffh 3c8000h-3cffffh 31 64 32 sa122 1111010xxx 7a0000h-7affffh 3d0000h-3d7fffh 31 64 32 sa123 1111011xxx 7b0000h-7bffffh 3d8 000h-3dffffh 32 64 32 sa124 1111100xxx 7c0000h- 7cffffh 3e0000h-3e7fffh 32 64 32 sa125 1111101xxx 7d0000h- 7dffffh 3e8000h-3effffh 32 64 32 sa126 1111110xxx 7e0000h-7effffh 3f0000h-3f7fffh 33 8 4 sa127 1111111000 7f0000h-7f1fffh 3f8000h-3fffffh 34 8 4 sa128 1111111001 7f2000h-7f3fffh 3f9000h-3f9fffh 35 8 4 sa129 1111111010 7f4000h-7f5fffh 3f a000h-3fafffh 36 8 4 sa130 1111111011 7f6000h-7f7fffh 3fb000h-3fbfffh 37 8 4 sa131 1111111100 7f8000h-7f9fffh 3fc000h-3fcfffh 38 8 4 sa132 1111111101 7f a000h-7fbfffh 3fd000h-3fdfffh 39 8 4 sa133 1111111110 7fc000h-7fdfffh 3fe000h-3fefffh 40 8 4 sa134 1111111111 7fe000h-7fffffh 3ff000h-3fffffh sector size s ector address a ddress range byte mode word mode a21~a12 byte mode (x8) word mode (x16) (bytes) (words) 256 128 1111111111 7fff00h-7fffffh 3fff80h-3fffffh www.datasheet.co.kr datasheet pdf - http://www..net/
9 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b sector sector size sector s ector address address range group byte mode word mode a21-a12 byte mode (x8) word mode (x16) (kbytes) (kwords) 1 8 4 sa0 0000000000 000000h-001fffh 000000h-000fffh 2 8 4 sa1 0000000001 002000h-003fffh 001000h-001fffh 3 8 4 sa2 0000000010 004000h-005fffh 002000h-002fffh 4 8 4 sa3 0000000011 006000h-007fffh 003000h-003fffh 5 8 4 sa4 0000000100 008000h-009fffh 004000h-004fffh 6 8 4 sa5 0000000101 00a000h-00bfffh 005000h-005fffh 7 8 4 sa6 0000000110 00c000h-00dfffh 006000h-006fffh 8 8 4 sa7 0000000111 00e000h-00ffffh 007000h-007fffh 9 64 32 sa8 0000001xxx 010000h-01ffffh 008000h-00ffffh 9 64 32 sa9 0000010xxx 020000h-02ffffh 010000h-017fffh 9 64 32 sa10 0000011xxx 030000h-03ffffh 018000h-01ffffh 10 64 32 sa11 0000100xxx 040000h-04ffffh 020000h-027fffh 10 64 32 sa12 0000101xxx 050000h-05ffffh 028000h-02ffffh 10 64 32 sa13 0000110xxx 060000h-06ffffh 030000h-037fffh 10 64 32 sa14 0000111xxx 070000h-07ffffh 038000h-03ffffh 11 64 32 sa15 0001000xxx 080000h-08ffffh 040000h-047fffh 11 64 32 sa16 0001001xxx 090000h-09ffffh 048000h-04ffffh 11 64 32 sa17 0001010xxx 0a0000h-0affffh 050000h-057fffh 11 64 32 sa18 0001011xxx 0b0000h-0bffffh 058000h-05ffffh 12 64 32 sa19 0001100xxx 0c0000h-0cffffh 060000h-067fffh 12 64 32 sa20 0001101xxx 0d0000h-0dffffh 068000h-06ffffh 12 64 32 sa21 0001110xxx 0e0000h-0effffh 070000h-077fffh 12 64 32 sa22 0001111xxx 0f0000h-0fffffh 078000h-07ffffh 13 64 32 sa23 0010000xxx 100000h-10ffffh 080000h-087fffh 13 64 32 sa24 0010001xxx 110000h-11ffffh 088000h-08ffffh 13 64 32 sa25 0010010xxx 120000h-12ffffh 090000h-097fffh 13 64 32 sa26 0010011xxx 130000h-13ffffh 098000h-09ffffh 14 64 32 sa27 0010100xxx 140000h-14ffffh 0a0000h-0a7fffh 14 64 32 sa28 0010101xxx 150000h-15ffffh 0a8000h-0affffh 14 64 32 sa29 0010110xxx 160000h-16ffffh 0b0000h-0b7fffh 14 64 32 sa30 0010111xxx 170000h-17ffffh 0b8000h-0bffffh 15 64 32 sa31 0011000xxx 180000h-18ffffh 0c0000h-0c7fffh 15 64 32 sa32 0011001xxx 190000h-19ffffh 0c8000h-0cffffh 15 64 32 sa33 0011010xxx 1a0000h-1affffh 0d0000h-0d7fffh 15 64 32 sa34 0011011xxx 1b0000h-1bffffh 0d8000h-0dffffh 16 64 32 sa35 0011100xxx 1c0000h- 1cffffh 0e0000h-0e7fffh 16 64 32 sa36 0011101xxx 1d0000h- 1dffffh 0e8000h-0effffh 16 64 32 sa37 0011110xxx 1e0000h-1effffh 0f0000h-0f7fffh 16 64 32 sa38 0011111xxx 1f0000h-1fffffh 0f8000h-0fffffh MX29LV640DB sector group architecture www.datasheet.co.kr datasheet pdf - http://www..net/
10 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b sector sector size sector s ector address address range group byte mode word mode a21-a12 byte mode (x8) word mode (x16) (kbytes) (kwords) 17 64 32 sa39 0100000xxx 200000h-20ffffh 100000h-107fffh 17 64 32 sa40 0100001xxx 210000h-21ffffh 108000h-10ffffh 17 64 32 sa41 0100010xxx 220000h-22ffffh 110000h-117fffh 17 64 32 sa42 0100011xxx 230000h-23ffffh 118000h-11ffffh 18 64 32 sa43 0100100xxx 240000h-24ffffh 120000h-127fffh 18 64 32 sa44 0100101xxx 250000h-25ffffh 128000h-12ffffh 18 64 32 sa45 0100110xxx 260000h-26ffffh 130000h-137fffh 18 64 32 sa46 0100111xxx 270000h-27ffffh 138000h-13ffffh 19 64 32 sa47 0101000xxx 280000h-28ffffh 140000h-147fffh 19 64 32 sa48 0101001xxx 290000h-29ffffh 148000h-14ffffh 19 64 32 sa49 0101010xxx 2a0000h-2affffh 150000h-157fffh 19 64 32 sa50 0101011xxx 2b0000h-2bffffh 158000h-15ffffh 20 64 32 sa51 0101100xxx 2c0000h-2cffffh 160000h-167fffh 20 64 32 sa52 0101101xxx 2d0000h-2dffffh 168000h-16ffffh 20 64 32 sa53 0101110xxx 2e0000h-2effffh 170000h-177fffh 20 64 32 sa54 0101111xxx 2f0000h-2fffffh 178000h-17ffffh 21 64 32 sa55 0110000xxx 300000h-30ffffh 180000h-187fffh 21 64 32 sa56 0110001xxx 310000h-31ffffh 188000h-18ffffh 21 64 32 sa57 0110010xxx 320000h-32ffffh 190000h-197fffh 21 64 32 sa58 0110011xxx 330000h-33ffffh 198000h-19ffffh 22 64 32 sa59 0110100xxx 340000h-34ffffh 1a0000h-1a7fffh 22 64 32 sa60 0110101xxx 350000h-35ffffh 1a8000h-1affffh 22 64 32 sa61 0110110xxx 360000h-36ffffh 1b0000h-1b7fffh 22 64 32 sa62 0110111xxx 370000h-37ffffh 1b8000h-1bffffh 23 64 32 sa63 0111000xxx 380000h-38ffffh 1c0000h-1c7fffh 23 64 32 sa64 0111001xxx 390000h-39ffffh 1c8000h-1cffffh 23 64 32 sa65 0111010xxx 3a0000h-3affffh 1d0000h-1d7fffh 23 64 32 sa66 0111011xxx 3b0000h-3bffffh 1d8000h-1dffffh 24 64 32 sa67 0111100xxx 3c0000h- 3cffffh 1e0000h-1e7fffh 24 64 32 sa68 0111101xxx 3d0000h- 3dffffh 1e8000h-1effffh 24 64 32 sa69 0111110xxx 3e0000h-3effffh 1f0000h-1f7fffh 24 64 32 sa70 0111111xxx 3f0000h-3fffffh 1f8000h-1fffffh 25 64 32 sa71 1000000xxx 400000h-40ffffh 200000h-207fffh 25 64 32 sa72 1000001xxx 410000h-41ffffh 208000h-20ffffh 25 64 32 sa73 1000010xxx 420000h-42ffffh 210000h-217fffh 25 64 32 sa74 1000011xxx 430000h-43ffffh 218000h-21ffffh 26 64 32 sa75 1000100xxx 440000h-44ffffh 220000h-227fffh 26 64 32 sa76 1000101xxx 450000h-45ffffh 228000h-22ffffh 26 64 32 sa77 1000110xxx 460000h-46ffffh 230000h-237fffh 26 64 32 sa78 1000111xxx 470000h-47ffffh 238000h-23ffffh www.datasheet.co.kr datasheet pdf - http://www..net/
11 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b sector sector size sector s ector address address range group byte mode word mode a21-a12 byte mode (x8) word mode (x16) (kbytes) (kwords) 27 64 32 sa79 1001000xxx 480000h-48ffffh 240000h-247fffh 27 64 32 sa80 1001001xxx 490000h-49ffffh 248000h-24ffffh 27 64 32 sa81 1001010xxx 4a0000h-4affffh 250000h-257fffh 27 64 32 sa82 1001011xxx 4b0000h-4bffffh 258000h-25ffffh 28 64 32 sa83 1001100xxx 4c0000h-4cffffh 260000h-267fffh 28 64 32 sa84 1001101xxx 4d0000h-4dffffh 268000h-26ffffh 28 64 32 sa85 1001110xxx 4e0000h-4effffh 270000h-277fffh 28 64 32 sa86 1001111xxx 4f0000h-4fffffh 278000h-27ffffh 29 64 32 sa87 1010000xxx 500000h-50ffffh 280000h-287fffh 29 64 32 sa88 1010001xxx 510000h-51ffffh 288000h-28ffffh 29 64 32 sa89 1010010xxx 520000h-52ffffh 290000h-297fffh 29 64 32 sa90 1010011xxx 530000h-53ffffh 298000h-29ffffh 30 64 32 sa91 1010100xxx 540000h-54ffffh 2a0000h-2a7fffh 30 64 32 sa92 1010101xxx 550000h-55ffffh 2a8000h-2affffh 30 64 32 sa93 1010110xxx 560000h-56ffffh 2b0000h-2b7fffh 30 64 32 sa94 1010111xxx 570000h-57ffffh 2b8000h-2bffffh 31 64 32 sa95 1011000xxx 580000h-58ffffh 2c0000h-2c7fffh 31 64 32 sa96 1011001xxx 590000h-59ffffh 2c8000h-2cffffh 31 64 32 sa97 1011010xxx 5a0000h-5affffh 2d0000h-2d7fffh 31 64 32 sa98 1011011xxx 5b0000h-5bffffh 2d8000h-2dffffh 32 64 32 sa99 1011100xxx 5c0000h- 5cffffh 2e0000h-2e7fffh 32 64 32 sa100 1011101xxx 5d0000h- 5dffffh 2e8000h-2effffh 32 64 32 sa101 1011110xxx 5e0000h-5effffh 2f0000h-2f7fffh 32 64 32 sa102 1011111xxx 5f0000h-5fffffh 2f8000h-2fffffh 33 64 32 sa103 1100000xxx 600000h-60ffffh 300000h-307fffh 33 64 32 sa104 1100001xxx 610000h-61ffffh 308000h-30ffffh 33 64 32 sa105 1100010xxx 620000h-62ffffh 310000h-317fffh 33 64 32 sa106 1100011xxx 630000h-63ffffh 318000h-31ffffh 34 64 32 sa107 1100100xxx 640000h-64ffffh 320000h-327fffh 34 64 32 sa108 1100101xxx 650000h-65ffffh 328000h-32ffffh 34 64 32 sa109 1100110xxx 660000h-66ffffh 330000h-337fffh 34 64 32 sa110 1100111xxx 670000h-67ffffh 338000h-33ffffh 35 64 32 sa111 1101000xxx 680000h-68ffffh 340000h-347fffh 35 64 32 sa112 1101001xxx 690000h-69ffffh 348000h-34ffffh 35 64 32 sa113 1101010xxx 6a0000h-6affffh 350000h-357fffh 35 64 32 sa114 1101011xxx 6b0000h-6bffffh 358000h-35ffffh 36 64 32 sa115 1101100xxx 6c0000h-6cffffh 360000h-367fffh 36 64 32 sa116 1101101xxx 6d0000h-6dffffh 368000h-36ffffh 36 64 32 sa117 1101110xxx 6e0000h-6effffh 370000h-377fffh 36 64 32 sa118 1101111xxx 6f0000h-6fffffh 378000h-37ffffh www.datasheet.co.kr datasheet pdf - http://www..net/
12 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b bottom boot security sector addresses sector sector size sector s ector address address range group byte mode word mode a21-a12 byte mode (x8) word mode (x16) (kbytes) (kwords) 37 64 32 sa119 1110000xxx 700000h-70ffffh 380000h-387fffh 37 64 32 sa120 1110001xxx 710000h-71ffffh 388000h-38ffffh 37 64 32 sa121 1110010xxx 720000h-72ffffh 390000h-397fffh 37 64 32 sa122 1110011xxx 730000h-73ffffh 398000h-39ffffh 38 64 32 sa123 1110100xxx 740000h-74ffffh 3a0000h-3a7fffh 38 64 32 sa124 1110101xxx 750000h-75ffffh 3a8000h-3affffh 38 64 32 sa125 1110110xxx 760000h-76ffffh 3b0000h-3b7fffh 38 64 32 sa126 1110111xxx 770000h-77ffffh 3b8000h-3bffffh 39 64 32 sa127 1111000xxx 780000h-78ffffh 3c0000h-3c7fffh 39 64 32 sa128 1111001xxx 790000h-79ffffh 3c8000h-3cffffh 39 64 32 sa129 1111010xxx 7a0000h-7affffh 3d0000h-3d7fffh 39 64 32 sa130 1111011xxx 7b0000h-7bffffh 3d8000h-3dffffh 40 64 32 sa131 1111100xxx 7c0000h- 7cffffh 3e0000h-3e7fffh 40 64 32 sa132 1111101xxx 7d0000h- 7dffffh 3e8000h-3effffh 40 64 32 sa133 1111110xxx 7e0000h-7effffh 3f0000h-3f7fffh 40 64 32 sa134 1111111xxx 7f0000h-7fffffh 3f8000h-3fffffh sector size s ector address a ddress range byte mode word mode a21~a12 byte mode (x8) word mode (x16) (bytes) (words) 256 128 0000000000 000000h-0000ffh 000000h-00007fh www.datasheet.co.kr datasheet pdf - http://www..net/
13 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b table 2. bus operation--1 notes: 1. all sectors will be unprotected if wp#/acc=vhv. 2. the two outmost boot sectors are protected if wp#/acc=vil. 3. when wp#/acc = vih, the protection conditions of the two outmost boot sectors depend on previous protection conditions."sector/sector block protection and unprotection" describes the protect and unprotect method. 4. q0~q15 are input (din) or output (dout) pins according to the requests of command sequence, sector protection, or data polling algorithm. 5. in word mode (byte#=vih), the addresses are am to a0. in byte mode (byte#=vil), the addresses are am to a-1 (q15). 6. am: msb of address. mode select re- ce# we# oe# address data byte# wp#/ set# (i/o) vil vih acc q0~q7 data (i/o) q8~q15 device reset l x x x x h ighz highz highz l/h standby mode vcc vcc x x x highz highz highz h 0.3v 0.3v output h l h h x h ighz highz highz l/h disable read mode h l h l ain dout q8- q14= dout l/h write(note1) h l l h ain din highz, din note3 accelerate h l l h ain din q15= din vhv program a-1 temporary vhv x x x ain din highz din note3 sector-group unprotect sector-group vhv l l h s ector address, din, dout x x l/h protect (note2) a6=l, a1=h, a0=l chip vhv l l h s ector address, din, dout x x note3 unprotect a6=h, a1=h, (note2) a0=l www.datasheet.co.kr datasheet pdf - http://www..net/
14 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b bus operation--2 item control input am a11 a8 a5 ce# we# oe# to to a9 to a6 to a1 a0 q0~q7 q8~q15 a12 a10 a7 a2 sector lock status l h l sa x v hv x l x h l 01h or x verification 00h (note1) read silicon id l h l x x v hv x l x l l c2h x manufacturer code read silicon id l h l x x v hv x l x l h c9h 22h(word) mx29lv640dt xxh(byte) read silicon id l h l x x v hv x l x l h cbh 22h(word) MX29LV640DB xxh(byte) read indicator bit l h l x x v hv x l x h h (note2) x (q7) for security sector notes: 1. sector unprotected code:00h. sector protected code:01h. 2. factory locked code: wp# protects bottom two address sector: 88h. wp# protects top two address sector: 98h factory unlocked code: wp# protects bottom two address sector: 08h. wp# protects top two address sector: 18h 3. am: msb of address. www.datasheet.co.kr datasheet pdf - http://www..net/
15 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b write commands/command sequences to write a command to the device, system must drive we# and ce# to vil, and oe# to vih. in a command cycle, all address are latched at the later falling edge of ce# and we#, and all data are latched at the earlier rising edge of ce# and we#. figure 1 illustrates the ac timing waveform of a write command, and table 3 defines all the valid command sets of the device. system is not allowed to write invalid commands not defined in this datasheet. writing an invalid command will bring the device to an undefined state. requirements for reading array data read array action is to read the data stored in the array. while the memory device is in powered up or has been reset, it will automatically enter the status of read array. if the microprocessor wants to read the data stored in the array, it has to drive ce# (device enable control pin) and oe# (output control pin) as vil, and input the address of the data to be read into address pin at the same time. after a period of read cycle (tce or taa), the data being read out will be displayed on output pin for microprocessor to access. if ce# or oe# is vih, the output will be in tri-state, and there will be no data displayed on output pin at all. after the memory device completes embedded operation (automatic erase or program), it will automatically return to the status of read array, and the device can read the data in any address in the array. in the process of erasing, if the device receives the erase suspend command, erase operation will be stopped temporarily after a period of time no more than tready and the device will return to the status of read array. at this time, the device can read the data stored in any address except the sector being erased in the array. in the status of erase suspend, if user wants to read the data in the sectors being erased, the device will output status data onto the output. similarly, if program command is issued after erase suspend, after program operation is completed, system can still read array data in any address except the sectors to be erased. the device needs to issue reset command to enable read array operation again in order to arbitrarily read the data in the array in the following two situations: 1. in program or erase operation, the programming or erasing failure causes q5 to go high. 2. the device is in auto select mode or cfi mode. in the two situations above, if reset command is not issued, the device is not in read array mode and system must issue reset command before reading array data. accelerated program operation the accelerated program can improve programming performance compared with word/byte program. by applying vhv on wp#/acc pin, the device will enter accelerated program and draw current no more than icp1 from wp#/acc pin. removing the vhv from wp#/acc pin will put the device back to normal operation (not accelerated). www.datasheet.co.kr datasheet pdf - http://www..net/
16 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b reset# operation driving reset# pin low for a period more than trp will reset the device back to read mode. if the device is in program or erase operation, the reset operation will take at most a period of tready for the device to return to read array mode. before the device returns to read array mode, the ry/by# pin remains low (busy status). when reset# pin is held at gnd 0.3v, the device consumes standby current(isb).however, device draws larger current if reset# pin is held at vil but not within gnd 0.3v. it is recommended that the system to tie its reset signal to reset# pin of flash memory, so that the flash memory will be reset during system reset and allows system to read boot code from flash memory. sector group protect operation when a sector group is protected, program or erase operation will be disabled on these sectors. mx29lv640d t/b provides two methods for sector group protection. once the sector group is protected, the sector group remains protected until next chip unprotect, or is temporarily unprotected by asserting reset# pin at vhv. refer to temporary sector group unprotect operation for further details. the first method is by applying vhv on reset# pin. refer to figure 13 for timing diagram and figure 14 for the algorithm for this method. the other method is asserting vhv on a9 and oe# pins, with a6 and ce# at vil. the protection operation begins at the falling edge of we# and terminates at the rising edge. contact macronix for details. chip unprotect operation mx29lv640d t/b provides two methods for chip unprotect. the chip unprotect operation unprotects all sectors within the device. it is recommended to protect all sectors before activating chip unprotect mode. all sectors groups are unprotected when shipped from the factory. the first method is by applying vhv on reset# pin. refer to figure 13 for timing diagram and figure 14 for algorithm of the operation. the other method is asserting vhv on a9 and oe# pins, with a6 at vih and ce# at vil. the unprotect operation begins at the falling edge of we# and terminates at the rising edge. contact macronix for details. temporary sector group unprotect operation system can apply reset# pin at vhv to place the device in temporary unprotect mode. in this mode, previously protected sectors can be programmed or erased just as it is unprotected. the devices returns to normal operation once vhv is removed from reset# pin and previously protected sectors are again protected. www.datasheet.co.kr datasheet pdf - http://www..net/
17 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b write protect (wp#) another function of the wp#/acc pin is to provide write protection function on the two outermost 8 kbyte boot sectors. when vil is asserted on wp#/acc pin, the two boot sectors are protected regardless of the previous state of protec- tion implemented by aforementioned sector group protect/chip unprotect. for mx29lv640dt, the two outermost sectors are the two boot sectors of the highest addresses. for MX29LV640DB, the two outermost sectors are the two boot sectors of the lowest addresses. note that the wp#/acc should be either vhv, vih, or vil, and must not be floated or unconnected; otherwise the device may not function properly. automatic select operation when the device is in read array mode, erase-suspended read array mode or cfi mode, user can issue read silicon id command to enter read silicon id mode. after entering read silicon id mode, user can query several silicon ids continuously and does not need to issue read silicon id mode again. when a0 is low, device will output macronix manufacture id c2h. when a0 is high, device will output device id. in read silicon id mode, issuing reset command will reset device back to read array mode or erase-suspended read array mode. another way to enter read silicon id is to apply high voltage on a9 pin with ce#, oe#, a6 and a1 at vil. while the high voltage of a9 pin is discharged, device will automatically leave read silicon id mode and go back to read array mode or erase-suspended read array mode. when a0 is low, device will output macronix manufacture id c2. when a0 is high, device will output device id. verify sector group protect status operation mx29lv640d t/b provides hardware sector protection against program and erase operation for protected sectors. the sector protect status can be read through sector protect verify command. this method requires v hv on a9 pin, vih on we# and a1 pins, vil on ce#, oe#, a6 and a0 pins, and sector address on a12 to a21 pins. if the read out data is 01h, the designated sector is protected. oppositely, if the read out data is 00h, the designated sector is not protected. security sector flash memory region the security sector region is an extra memory space of 128 words in length. the security sectors can be locked upon shipping from factory, or it can be locked by customer after shipping. customer can issue security sector factory protect verify and/or security sector protect verify to query the lock status of the device. in factory-locked device, security sector region is protected when shipped from factory and the security silicon sector indicator bit is set to "1". in customer lockable device, security sector region is unprotected when shipped from factory and the security silicon indicator bit is set to "0". factory locked: security sector programmed and protected at the factory in a factory locked device, the security silicon region is permanently locked after shipping from factory. the device will have a 16-byte (8-word) esn in the security region. in bottom boot device : 000000h - 000007h (for MX29LV640DB).in top boot device : 3fff70h - 3fff77h (for mx29lv640dt). www.datasheet.co.kr datasheet pdf - http://www..net/
18 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b customer lockable: security sector not programmed or protected at the factory when the security feature is not required, the security region can act as an extra memory space. security silicon sector can also be protected by two methods. note that once the security silicon sector is protected, there is no way to unprotect the security silicon sector and the content of it can no longer be altered. the first method is to write a three-cycle command of enter security region, and then follow the sector group protect algorithm as illustrated in figure 14, except that reset# pin may at either vih or vhv. the other method is to write a three-cycle command of enter security region, and then follow the alternate method of sector protect with a9, oe# at vhv. after the security silicon is locked and verified, system must write exit security sector region, go through a power cycle, or issue a hardware reset to return the device to read normal array mode. data protection to avoid accidental erasure or programming of the device, the device is automatically reset to read array mode during power up. besides, only after successful completion of the specified command sets will the device begin its erase or program operation. other features to protect the data from accidental alternation are described as followed. low vcc write inhibit the device refuses to accept any write command when vcc is less than vlko. this prevents data from spuriously altered. the device automatically resets itself when vcc is lower than vlko and write cycles are ignored until vcc is greater than vlko. system must provide proper signals on control pins after vcc is larger than vlko to avoid uninten- tional program or erase operation write pulse "glitch" protection ce#, we#, oe# pulses shorter than 5ns are treated as glitches and will not be regarded as an effective write cycle. logical inhibit a valid write cycle requires both ce# and we# at vil with oe# at vih. write cycle is ignored when either ce# at vih, we# a vih, or oe# at vil. power-up sequence upon power up, mx29lv640d t/b is placed in read array mode. furthermore, program or erase operation will begin only after successful completion of specified command sequences. www.datasheet.co.kr datasheet pdf - http://www..net/
19 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b power-up write inhibit when we#, ce# is held at vil and oe# is held at vih during power up, the device ignores the first command on the rising edge of we#. power supply decoupling a 0.1uf capacitor should be connected between the vcc and gnd to reduce the noise effect. www.datasheet.co.kr datasheet pdf - http://www..net/
20 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b table 3. mx29lv640d t/b command definitions word byte word byte word byte word byte word byte word/byte word/byte 1st bus cyc addr 555 aaa 555 aaa 555 aaa 555 aaa 55 aa xxx xxx data aa aa aa aa aa aa aa aa 98 98 b0 30 2nd bus cyc addr 2aa 555 2aa 555 2aa 555 2aa 555 data 55 55 55 55 55 55 55 55 3rd bus cyc addr 555 aaa 555 aaa 555 aaa 555 aaa data 90 90 a0 a0 80 80 80 80 4th bus cyc addr xxx xxx addr addr 555 aaa 555 aaa data 00 00 data data aa aa aa aa 5th bus cyc addr 2aa 555 2aa 555 data 55 55 55 55 6th bus cyc addr 555 aaa sector sector data 10 10 30 30 erase resume chip erase sector erase cfi read erase suspend exit security sector program command word byte word byte word byte word byte word byte 1st bus cyc addr addr xxx 555 aaa 555 aaa 555 aaa 555 aaa 555 aaa data data f0 aa aa aa aa aa aa aa aa aa aa 2nd bus cyc addr 2aa 555 2aa 555 2aa 555 2aa 555 2aa 555 data 55 55 55 55 55 55 55 55 55 55 3rd bus cyc addr 555 aaa 555 aaa 555 aaa 555 aaa 555 aaa data 90 90 90 90 90 90 90 90 88 88 4th bus cyc addr x00 x00 x01 x02 x03 x06 (sector) x02 (sector) x04 data c2h c2h id id 98/18(t) 98/18(t) 00/01 00/01 88/08(b) 88/08(b) 5th bus cyc addr data 6th bus cyc addr data automatic select enter security sector region enable command read mode reset mode silicon id device id security sector factory protect verify sector protect verify www.datasheet.co.kr datasheet pdf - http://www..net/
21 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b reset in the following situations, executing reset command will reset device back to read array mode: ? among erase command sequence (before the full command set is completed) ? sector erase time-out period ? erase fail (while q5 is high) ? among program command sequence (before the full command set is completed, erase-suspended program in- cluded) ? program fail (while q5 is high, and erase-suspended program fail is included) ? read silicon id mode ? sector protect verify ? cfi mode while device is at the status of program fail or erase fail (q5 is high), user must issue reset command to reset device back to read array mode. while the device is in read silicon id mode, sector protect verify or cfi mode, user must issue reset command to reset device back to read array mode. when the device is in the progress of programming (not program fail) or erasing (not erase fail), device will ignore reset command. automatic select command sequence automatic select mode is used to access the manufacturer id, device id and to verify whether or not secured silicon is locked and whether or not a sector is protected. the automatic select mode has four command cycles. the first two are unlock cycles, and followed by a specific command. the fourth cycle is a normal read cycle, and user can read at any address any number of times without entering another command sequence. the reset command is necessary to exit the automatic select mode and back to read array. the following table shows the identification code with corre- sponding address. address data (hex) representation manufacturer id word x00 c2 byte x00 c2 device id word x01 22c9/22cb top/bottom boot sector byte x02 c9/cb top/bottom boot sector secured silicon word x03 98/18 (t) f actory locked/unlocked 88/08 (b) byte x06 98/18 (t) f actory locked/unlocked 88/08 (b) sector protect verify word (sector address) x 02 00/01 unpro tected/protected byte (sector address) x 04 00/01 unpro tected/protected there is an alternative method to that shown in table 2, which is intended for eprom programmers and requires vhv on address bit a9. www.datasheet.co.kr datasheet pdf - http://www..net/
22 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b automatic programming the mx29lv640d t/b can provide the user program function by the form of byte-mode or word-mode. as long as the users enter the right cycle defined in the table.3 (including 2 unlock cycles and a0h), any data user inputs will automatically be programmed into the array. once the program function is executed, the internal write state controller will automatically execute the algorithms and timings necessary for program and verification, which includes generating suitable program pulse, verifying whether the threshold voltage of the programmed cell is high enough and repeating the program pulse if any of the cells does not pass verification. meanwhile, the internal control will prohibit the programming to cells that pass verification while the other cells fail in verification in order to avoid over-programming. with the internal write state controller, the device requires the user to write the program command and data only. programming will only change the bit status from "1" to "0". that is to say, it is impossible to convert the bit status from "0" to "1" by programming. meanwhile, the internal write verification only detects the errors of the "1" that is not successfully programmed to "0". any command written to the device during programming will be ignored except hardware reset, which will terminate the program operation after a period of time no more than tready. when the embedded program algorithm is complete or the program operation is terminated by hardware reset, the device will return to the reading array data mode. the typical chip program time at room temperature of the mx29lv640d t/b is less than 45 seconds. when the embedded program operation is on going, user can confirm if the embedded operation is finished or not by the following methods: status q7 q6 q5 ry/by#*2 in progress*1 q7# to gging 0 0 finished q7 stop toggling 0 1 exceed time limit q7# to ggling 1 0 *1: the status "in progress" means both program mode and erase-suspended program mode. *2: ry/by# is an open drain output pin and should be weakly connected to vdd through a pull-up resistor. *3: when an attempt is made to program a protected sector, q7 will output its complement data or q6 continues to toggle for about 1us or less and the device returns to read array state without programing the data in the protected sector. www.datasheet.co.kr datasheet pdf - http://www..net/
23 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b sector erase sector erase is to erase all the data in a sector with "1" and "0" as all "1". it requires six command cycles to issue. the first two cycles are "unlock cycles", the third one is a configuration cycle, the fourth and fifth are also "unlock cycles" and the sixth cycle is the sector erase command. after the sector erase command sequence is issued, there is a time- out period of 50us counted internally. during the time-out period, additional sector address and sector erase command can be written multiply. once user enters another sector erase command, the time-out period of 50us is recounted. if user enters any command other than sector erase or erase suspend during time-out period, the erase command would be aborted and the device is reset to read array condition. the number of sectors could be from one sector to all sectors. after time-out period passing by, additional erase command is not accepted and erase embedded operation begins. during sector erasing, all commands will not be accepted except hardware reset and erase suspend and user can check the status as chip erase. when the embedded chip erase operation is on going, user can confirm if the embedded operation is finished or not by the following methods: status q7 q6 q5 q2 ry/by# in progress 0 togging 0 toggling 0 finished 1 stop toggling 0 1 1 exceed time limit 0 to ggling 1 toggling 0 chip erase chip erase is to erase all the data with "1" and "0" as all "1". it needs 6 cycles to write the action in, and the first two cycles are "unlock" cycles, the third one is a configuration cycle, the fourth and fifth are also "unlock" cycles, and the sixth cycle is the chip erase operation. during chip erasing, all the commands will not be accepted except hardware reset or the working voltage is too low that chip erase will be interrupted. after chip erase, the chip will return to the state of read array. note : 1. the status q3 is the time-out period indicator. when q3=0, the device is in time-out period and is acceptible to another sector address to be erased. when q3=1, the device is in erase operation and only erase suspend is valid. when the embedded erase operation is on going, user can confirm if the embedded operation is finished or not by the following methods: status q7 q6 q5 q3 q2 ry/by#*2 time-out period 0 to gging 0 0 toggling 0 in progress 0 togging 0 1 toggling 0 finished 1 stop toggling 0 1 1 1 exceed time limit 0 to ggling 1 1 toggling 0 www.datasheet.co.kr datasheet pdf - http://www..net/
24 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b when the device has suspended erasing, user can execute the command sets except sector erase and chip erase, such as read silicon id, sector protect verify, program, cfi query and erase resume. sector erase resume sector erase resume command is valid only when the device is in erase suspend state. after erase resume, user can issue another erase suspend command, but there should be a 4ms interval between erase resume and the next erase suspend. if user issue infinite suspend-resume loop, or suspend-resume exceeds 1024 times, the time for erasing will increase. status q7 q6 q5 q3 q2 ry/by# erase suspend read in erase suspended sector 1 no to ggle 0 n/a to ggle 1 erase suspend read in non-erase suspended sector data data data data data 1 erase suspend program in non-erase suspended sector q7# to ggle 0 n/a n/a 0 sector erase suspend during sector erasure, sector erase suspend is the only valid command. if user issue erase suspend command in the time-out period of sector erasure, device time-out period will be over immediately and the device will go back to erase- suspended read array mode. if user issue erase suspend command during the sector erase is being operated, device will suspend the ongoing erase operation, and after the tready1 (<=20us) suspend finishes and the device will enter erase-suspended read array mode. user can judge if the device has finished erase suspend through q6, q7, and ry/ by#. after device has entered erase-suspended read array mode, user can read other sectors not at erase suspend by the speed of taa; while reading the sector in erase-suspend mode, device will output its status. whenever a suspend command is issued, user must issue a resume command and check q6 toggle bit status, before issue another erase command. the system can use the status register bits shown in the following table to determine the current state of the device: 2. ry/by# is open drain output pin and should be weakly connected to vdd through a pull-up resistor. 3. when an attempt is made to erase a protected sector, q7 will output its complement data or q6 continues to toggle for 100us or less and the device returned to read array status without erasing the data in the protected sector. 4. q2 is a localized indicator showing a specified sector is undergoing erase operation or not. q2 toggles when user reads at addresses where the sectors are actively being erased (in erase mode) or to be erased (in erase suspend mode). when a sector has been completely erased, q2 stops toggling at the sector even when the device is still in erase operation for remaining selected sectors. at that circumstance, q2 will still toggle when device is read at any other sector that remains to be erased. www.datasheet.co.kr datasheet pdf - http://www..net/
25 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b table 4-1. cfi mode: identification data values (all values in these tables are in hexadecimal) table 4-2. cfi mode: system interface data values query command and common flash interface (cfi) mode mx29lv640d t/b features cfi mode. host system can retrieve the operating characteristics, structure and vendor- specified information such as identifying information, memory size, byte/word configuration, operating voltages and timing information of this device by cfi mode. the device enters the cfi query mode when the system writes the cfi query command, 98h, to address 55h/aah (depending on word/byte mode) any time the device is ready to read array data. the system can read cfi information at the addresses given in table 4. a reset command is required to exit cfi mode and go back to ready array mode or erase suspend mode. the system can write the cfi query command only when the device is in read mode, erase suspend, standby mode or automatic select mode. description address (h) address (h) data (h) (word mode) (byte mode) query-unique ascii string "qry" 10 20 0051 11 22 0052 12 24 0059 primary vendor command set and control interface id code 13 26 0002 14 28 0000 address for primary algorithm extended query table 15 2a 0040 16 2c 0000 alternate vendor command set and control interface id code 17 2e 0000 18 30 0000 address for alternate algorithm extended query table 19 32 0000 1a 34 0000 description address (h) address (h) data (h) (word mode) (byte mode) vcc supply minimum program/erase voltage 1b 36 0027 vcc supply maximum program/erase voltage 1c 38 0036 vpp supply minimum program/erase voltage 1d 3a 0000 vpp supply maximum program/erase voltage 1e 3c 0000 typical timeout per single word/byte write, 2 n us 1f 3e 0004 typical timeout for maximum-size buffer write, 2 n us 20 40 0000 typical timeout per individual block erase, 2 n ms 21 42 000a typical timeout for full chip erase, 2 n ms 22 44 0000 maximum timeout for word/byte write, 2 n times typical 23 46 0005 maximum timeout for buffer write, 2 n times typical 24 48 0000 maximum timeout per individual block erase, 2 n times typical 25 4a 0004 maximum timeout for chip erase, 2 n times typical 26 4c 0000 www.datasheet.co.kr datasheet pdf - http://www..net/
26 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b table 4-3. cfi mode: device geometry data values description address (h) address (h) data (h) (word mode) (byte mode) device size = 2 n in number of bytes 27 4e 0017 flash device interface description (02=asynchronous x8/x16) 28 50 0002 29 52 0000 maximum number of bytes in buffer write = 2 n (not support) 2a 54 0000 2b 56 0000 number of erase regions within device 2c 58 0002 index for erase bank area 1 2d 5a 0007 [2e,2d] = # of same-size sectors in region 1-1 2e 5c 0000 [30, 2f] = sector size in multiples of 256-bytes 2f 5e 0020 30 60 0000 index for erase bank area 2 31 62 007e 32 64 0000 33 66 0000 34 68 0001 index for erase bank area 3 35 6a 0000 36 6c 0000 37 6e 0000 38 70 0000 index for erase bank area 4 39 72 0000 3a 74 0000 3b 76 0000 3c 78 0000 www.datasheet.co.kr datasheet pdf - http://www..net/
27 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b table 4-4. cfi mode: primary vendor-specific extended query data values description address (h) address (h) data (h) (word mode) (byte mode) query - primary extended table, unique ascii string, pri 40 80 0050 41 82 0052 42 84 0049 major version number, ascii 43 86 0031 minor version number, ascii 44 88 0031 unlock recognizes address (0= recognize, 1= don't recognize) 45 8a 0000 erase suspend (2= to both read and program) 46 8c 0002 sector protect (n= # of sectors/group) 47 8e 0004 temporary sector unprotect (1=supported) 48 90 0001 sector protect/chip unprotect scheme 49 92 0004 simultaneous r/w operation (0=not supported) 4a 94 0000 burst mode (0=not supported) 4b 96 0000 page mode (0=not supported) 4c 98 0000 minimum acc (acceleration) supply (0= not supported), [d7:d4] for volt, 4d 9a 00b5 [d3:d0] for 100mv maximum acc (acceleration) supply (0= not supported), [d7:d4] for volt, 4e 9c 00c5 [d3:d0] for 100mv top/bottom boot block indicator 4f 9e 0002/ 02h=bottom boot device 03h=top boot device 0003 www.datasheet.co.kr datasheet pdf - http://www..net/
28 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b absolute maximum stress ratings surrounding temperature with bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 o c to +125 o c storage temperature . . . . . . . . . . . .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 o c to +150 o c voltage range vcc . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 v to +4.0 v reset#, a9, acc and oe# . .. . . . . . .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 v to +11.5 v the other pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.5 v to vcc +0.5 v output short circuit current (less than one second) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .200 ma operating temperature and voltage commercial (c) grade surrounding temperature (t a ). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 c to +70 c industrial (i) grade surrounding temperature (t a ). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40 c to +85 c v cc supply voltages v cc range. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +2.7 v to 3.6 v note: 1. minimum voltage may undershoot to -2v during transition and for less than 20ns during transitions. 2. maximum voltage may overshoot to vcc+2v during transition and for less than 20ns during transitions. www.datasheet.co.kr datasheet pdf - http://www..net/
29 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b dc characteristics symbol description min typ max remark iilk input leak 1.0ua iilk9 a9 leak 35ua a9=10.5v iolk output leak 1.0ua icr1 read current(5mhz) 9ma 16ma ce#=vil, oe#=vih icr2 read current(1mhz) 2ma 4ma ce#=vil, oe#=vih icw write current 26ma 30ma ce#=vil, oe#=vih, we#=vil isb standby current 5ua 15ua vcc=vcc max, other pin disable isbr reset current 5ua 15ua vcc=vccmax, reset# enable, other pin disable isbs sleep mode current 5ua 15ua icp1 accelerated pgm current, 5ma 10ma ce#=vil, wp#/acc pin(word/byte) oe#=vih, icp2 accelerated pgm current, 15ma 30ma ce#=vil, vcc pin,(word/byte) oe#=vih, vil input low voltage -0.5v 0.8v vih input high voltage 0.7xvcc vcc+0.3v vhv very high voltage for hardware 9.5v 10.5v protect/unprotect/auto select/ temporary unprotect/ accelerated program vol output lo w voltage 0.45v io l=4.0ma voh1 ouput high voltage 0. 85xvcc io h1=-2ma voh2 ouput high vo ltage vcc-0.4v io h2=-100ua vlko low vcc lock-out voltage 2.3v 2.5v www.datasheet.co.kr datasheet pdf - http://www..net/
30 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b switching test circuits test condition output load : 1 ttl gate output load capacitance,cl : 30pf rise/fall times : 5ns in/out reference levels :1.5v switching test waveforms 1.5v 1.5v test points 3.0v 0.0v output input r1=6.2k ohm r2=2.7k ohm tested device diodes=in3064 or equivalent cl r1 vcc 0.1uf r2 +3.3v www.datasheet.co.kr datasheet pdf - http://www..net/
31 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b ac characteristics symbol description min typ max unit taa valid data output after address 90 ns tce valid data output after ce# low 90 ns toe valid data output after oe# low 30 ns tdf data output floating after oe# high (*note 1) 16 ns toh output hold time from the earliest rising edge of address, 0 ns ce#, oe# trc read period time 90 ns twc write period time 90 ns tcwc command write period time 90 ns tas address setup time 0 ns tah address hold time 45 ns tds data setup time 45 ns tdh data hold time 0 ns tvcs vcc se tup time 200 us tcs chip enable setup time 0 ns tch chip enable hold time 0 ns toes output enable setup time 0 ns toeh read 0 ns toeh output enable hold time to ggle & 10 ns data# polling tws we# setup time 0 ns twh we# hold time 0 ns tcep ce# pulse width 45 ns tceph ce# pulse width high 30 ns twp we# pulse width 35 ns twph we# pulse width high 30 ns tbusy program/er ase active time by ry/by# 90 ns tghwl read recover time before write 0 ns tghel read recover time before write 0 ns twhwh1 program oper ation byte 9 us twhwh1 program oper ation word 11 us twhwh1 acc program operation(word/byte) 7 us twhwh2 s ector erase operation 0.7 sec tbal s ector add hold time 50 us * note 1: sampled only, not 100% tested. www.datasheet.co.kr datasheet pdf - http://www..net/
32 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 1. command write operation addresses ce# oe# we# din tds ta h data tdh tcs tch tcwc twph tw p toes ta s vih vil vih vil vih vil vih vil vih vil va va: valid address www.datasheet.co.kr datasheet pdf - http://www..net/
33 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b read/reset operation figure 2. read timing waveforms addresses ce# oe# ta a we# vih vil vih vil vih vil vih vil voh vol high z high z data valid to e toeh tdf tce tr c outputs to h add valid www.datasheet.co.kr datasheet pdf - http://www..net/
34 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 3. reset# timing waveform ac characteristics item description setup speed unit trp1 reset# pulse width (during automatic algorithms) min 10 us trp2 reset# pulse width (not during automatic algorithms) min 500 ns trh reset# high time before read min 50 ns trb1 ry/by# recovery time (to ce#, oe# go low) min 0 ns trb2 ry/by# recovery time (to we# go low) min 50 ns tready1 reset# pin low (during automatic algorithms) max 20 us to read or write tready2 reset# pin low (not during automatic max 500 ns algorithms) to read or write tr h trb1 tr p 2 tr p 1 tready2 tready1 ry/by# ce#, oe# reset# reset timing not during automatic algorithms reset timing during automatic algorithms ry/by# ce#, oe# trb2 we# reset# www.datasheet.co.kr datasheet pdf - http://www..net/
35 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b erase/program operation figure 4. automatic chip erase timing waveform tw c address oe# ce# 55h 2aah sa 10h in progress complete va va ta s ta h sa: 555h for chip erase tghwl tch tw p tds tdh read status last 2 erase command cycle tbusy tr b tcs twph we# data ry/by# www.datasheet.co.kr datasheet pdf - http://www..net/
36 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 5. automatic chip erase algorithm flowchart start write data aah address 555h write data 55h address 2aah write data aah address 555h write data 80h address 555h yes no data=ffh ? write data 10h address 555h write data 55h address 2aah data# polling algorithm or toggle bit algorithm auto chip erase completed www.datasheet.co.kr datasheet pdf - http://www..net/
37 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 6. automatic sector erase timing waveform tw c address oe# ce# 55h 2aah sector address 1 sector address 0 30h in progress complete va va 30h sector address n ta s ta h tbal tghwl tch tw p tds tdh twhwh2 read status last 2 erase command cycle tbusy tr b tcs twph we# data ry/by# 30h www.datasheet.co.kr datasheet pdf - http://www..net/
38 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 7. automatic sector erase algorithm flowchart start write data aah address 555h write data 55h address 2aah write data aah address 555h write data 80h address 555h write data 30h sector address write data 55h address 2aah data# polling algorithm or toggle bit algorithm auto sector erase completed no last sector to erase yes yes no data=ffh www.datasheet.co.kr datasheet pdf - http://www..net/
39 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 8. erase suspend/resume flowchart start write data b0h toggle bit checking q6 not toggled erase suspend yes no write data 30h continue erase reading or programming end read array or program another erase suspend ? no yes yes no erase resume www.datasheet.co.kr datasheet pdf - http://www..net/
40 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 9. automatic program timing waveforms address oe# ce# a0h 555h pa pd status dout va va ta s ta h tghwl tch tw p tds tdh twhwh1 last 2 read status cycle last 2 program command cycle tbusy tr b tcs twph we# data ry/by# figure 10. accelerated program timing diagram wp#/acc 250ns 250ns vhv (9.5v ~ 10.5v) vil or vih vil or vih www.datasheet.co.kr datasheet pdf - http://www..net/
41 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 11. ce# controlled write timing waveform address oe# ce# a0h 555h pa pd status dout va va ta s ta h tghwl tcep tds tdh twhwh1 or twhwh2 tbusy tceph we# data ry/by# www.datasheet.co.kr datasheet pdf - http://www..net/
42 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 12. automatic programming algorithm flowchart start write data aah address 555h write data 55h address 2aah write program data/address write data a0h address 555h yes read again data: program data? yes auto program completed data# polling algorithm or toggle bit algorithm next address last word to be programed no no www.datasheet.co.kr datasheet pdf - http://www..net/
43 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b sector group protect/chip unprotect figure 13. sector group protect/chip unprotect waveform (reset# control) 150us: sector protect 15ms: chip unprotect 1us vhv vih data sa, a6 a1, a0 ce# we# oe# va va va status va: valid address 40h 60h 60h verification reset# www.datasheet.co.kr datasheet pdf - http://www..net/
44 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 14-1. in-system sector group protect with reset#=vhv start retry count=0 reset#=vhv wait 1us write sector address with [a6,a1,a0]:[0,1,0] data: 60h write sector address with [a6,a1,a0]:[0,1,0] data: 40h read at sector address with [a6,a1,a0]:[0,1,0] wait 150us reset plscnt=1 temporary unprotect mode reset#=vih write reset cmd sector protect done device fail temporary unprotect mode retry count +1 first cmd=60h? data=01h? retry count=25? ye s ye s ye s ye s no no no no protect another sector? www.datasheet.co.kr datasheet pdf - http://www..net/
45 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 14-2. chip unprotect algorithms with reset#=vhv write [a6,a1,a0]:[1,1,0] data: 60h write [a6,a1,a0]:[1,1,0] data: 40h read [a6,a1,a0]:[1,1,0] wait 15ms temporary unprotect write reset cmd chip unprotect done retry count +1 device fail all sectors protected? data=00h? retry count=1000? ye s ye s no no ye s protect all sectors start retry count=0 reset#=vhv wait 1us temporary unprotect first cmd=60h? ye s no no www.datasheet.co.kr datasheet pdf - http://www..net/
46 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 15. temporary sector group unprotect waveforms table 5. temporary sector group unprotect parameter alt description condition speed unit trpvhh tvidr reset# rise time to vhv and vhv fall time to reset# min 500 ns tvhhwl trsp reset# vhv to we# low min 4 us reset# ce# we# ry/by# trpvhh 10v vhv 0 or vih vil or vih tvhhwl trpvhh program or erase command sequence www.datasheet.co.kr datasheet pdf - http://www..net/
47 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 16. temporary sector group unprotect flowchart start apply reset# pin vhv volt enter program or erase mode (1) remove vhv volt from reset# (2) reset# = vih completed temporary sector unprotected mode mode operation completed notes: 1. temporary unprotect all protected sectors vhv=9.5~10.5v. 2. after leaving temporary unprotect mode, the previously protected sectors are again protected. www.datasheet.co.kr datasheet pdf - http://www..net/
48 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 17. silicon id read timing waveform ta a tce ta a to e to h to h tdf data out c2h c9h (top boot) cbh (bottom boot) vhv vih vil a9 add ce# a1 oe# we# a0 data out data q0-q7 (byte mode) vih vil vih vil vih vil vih vil vih vil vih vil vih vil data out 00c2h 22c9h (top boot) 22cbh (bottom boot) data out data q0-q15/a-1 (word mode) vih vil www.datasheet.co.kr datasheet pdf - http://www..net/
49 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b write operation status figure 18. data# polling timing waveforms (during automatic algorithms) tdf tce tch to e toeh to h ce# oe# we# q7 q0-q6 ry/by# tbusy status data status data status data complement true valid data ta a tr c address va va high z high z valid data tr u e www.datasheet.co.kr datasheet pdf - http://www..net/
50 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 19. data# polling algorithm read q7~q0 at valid address (note 1) read q7~q0 at valid address start q7 = data# ? q5 = 1 ? q7 = data# ? (note 2) fail pass no no no ye s ye s ye s notes: 1. for programming, valid address meas program address. for erasing, valid address meas erase sectors address. 2. q7 should be rechecked even q5="1" because q7 may change simultaneously with q5. www.datasheet.co.kr datasheet pdf - http://www..net/
51 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 20. toggle bit timing waveforms (during automatic algorithms) tdf tce tch to e toeh ta a tr c to h address ce# oe# we# q6/q2 ry/by# tbusy valid status (first read) valid status (second read) (stops toggling) valid data va va va va : valid address va valid data www.datasheet.co.kr datasheet pdf - http://www..net/
52 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 21. toggle bit algorithm notes: 1. read toggle bit twice to determine whether or not it is toggling. 2. recheck toggle bit because it may stop toggling as q5 changes to "1". read q7-q0 twice q5 = 1? read q7~q0 twice pgm/ers fail write reset cmd pgm/ers complete q6 toggle ? q6 toggle ? no (note 1) yes no no yes yes start www.datasheet.co.kr datasheet pdf - http://www..net/
53 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b figure 22. byte# timing waveform for read operations (byte# switching from byte mode to word mode) ac characteristics word/byte configuration (byte#) parameter description speed unit 90 telfl/telfh ce# to byte# from l/h max 5 ns tflqz byte# from l to output hiz max 30 ns tfhqv byte# fro m h to output active min 90 ns tfhqv telfh dout (q0-q7) dout (q0-q14) va dout (q15) ce# oe# byte# q0~q14 q15/a-1 www.datasheet.co.kr datasheet pdf - http://www..net/
54 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b recommended operating conditions at device power-up ac timing illustrated in figure a is recommended for the supply voltages and the control signals at device power-up. if the timing in the figure is ignored, the device may not operate correctly. figure a. ac timing at device power-up symbol parameter min. max. unit tvr vcc rise time 20 500000 us/v tr input signal rise ti me 20 us/v tf input signal fall time 20 us/v tvcs vcc setup time 200 us vcc address ce# we# oe# data tvr taa tr or tf tr or tf tce tf vcc(min) gnd vih vil vih vil vih vil vih vil vih vil voh high z vol wp#/acc valid ouput valid address tvcs tr toe tf tr www.datasheet.co.kr datasheet pdf - http://www..net/
55 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b min. max. input voltage voltage difference with gnd on wp#/acc, a9, oe, reset# pins -1.0v 11.5v input voltage voltage difference with gnd on all normal pins input -1.0v vcc x 1.5v input current pulse -100ma +100ma all pins included. test conditions: vcc = 3.0v, one pin per testing limits parameter min. typ. max. units chip erase time 45 65 sec sector erase time 0.7 2 sec erase/program cycles 100,000 cycles chip programming time byte mode 50 160 sec word mode 45 140 sec accelerated byte/word program time 7 210 us word program time 11 360 us byte programming time 9 300 us latch-up characteristics erase and programming performance parameter symbol parameter description test set typ max unit cin2 control pin capacitance vin=0 7.5 9 pf cout o utput capacitance vout=0 8.5 12 pf cin input capacitance vin=0 6 7.5 pf tsop pin capacitance notes: 1. typical program and erase times assume the following conditions: 25 c, 3.0v vcc. programming specifications assume checkboard data pattern. 2. maximum values are measured at vcc = 3.0 v, worst case temperature. maximum values are valid up to and including 100,000 program/erase cycles. 3. word/byte programming specification is based upon a single word/byte programming operation not utilizing the write buffer. 4. erase/program cycles comply with jedec jesd-47e & a117a standard. www.datasheet.co.kr datasheet pdf - http://www..net/
56 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b ordering information part no. access time ball pitch/ package remark (ns) ball size mx29lv640dtmc-90g 90 44 pin sop pb-free MX29LV640DBmc-90g 90 44 pin sop pb-free mx29lv640dttc-90g 90 48 pin tsop(normal type) pb-free MX29LV640DBtc-90g 90 48 pin tsop(normal type) pb-free mx29lv640dtxec-90g 90 0.8mm/0.4mm 48 ball lfbga pb-free MX29LV640DBxec-90g 90 0.8mm/0.4mm 48 ball lfbga pb-free mx29lv640dtxei-90g 90 0.8mm/0.4mm 48 ball lfbga pb-free MX29LV640DBxei-90g 90 0.8mm/0.4mm 48 ball lfbga pb-free mx29lv640dtti-90g 90 48 pin tsop(normal type) pb-free MX29LV640DBti-90g 90 48 pin tsop(normal type) pb-free * 44-pin sop is only for pachinko socket www.datasheet.co.kr datasheet pdf - http://www..net/
57 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b part name description mx 29 lv 90 d t t c g option: g: lead-free package speed: 90: 90ns temperature range: c: commercial (0?c to 70?c) i: industrial (-40?c to 85?c) package: m:sop t: tsop x: fbga (csp) boot block type: t: top boot b: bottom boot revision: d density & mode: 640: 64m x8/x16 boot block lv: 3v type: device: 29:flash xe - 0.4mm ball 640 www.datasheet.co.kr datasheet pdf - http://www..net/
58 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b package information www.datasheet.co.kr datasheet pdf - http://www..net/
59 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b www.datasheet.co.kr datasheet pdf - http://www..net/
60 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b www.datasheet.co.kr datasheet pdf - http://www..net/
61 p/n:pm1208 rev. 1.6, aug. 16, 2008 mx29lv640d t/b revision history revision no. description page date 1.0 1. modified tvcs from 50us(min.) to 100us(min.) p31,54 may/02/2007 2. modified latch-up protected to 250ma-->100ma p1 3. modified latch-up characteristics p1,29,55 4. modified sector erase resume section ...should be a 400us-->4ms p24 5. modified "sector erase time" from 0.9s(typ)/15s(max) to p1, 31,55 0.7s(typ)/2s(max) 1.1 1. erase/ program test methodology comply with jedec standard p 1,55 sep/03/2007 2. added byte# mode and removed nc pin of the pin description table p2 3. added industrial grade information p56,57 1.2 1. removed 44-sop package information all oct/23/2007 2. modified figure 11. ce# controlled write timing waveform p41 3. modified tvcs from 100us to 200us p31,54 4. added overshoot/undershoot information p28 1.3 1. added 44-pin sop package solution p2,56,57 jan/25/2008 2. corrected wrong security sector address p 8,12 3. corrected wrong id code data p21 4. redefined trv (vcc rise time) min. spec p54 5. revised tdf spec from 30ns(max.) to 16ns(max.) p31 1.4 1. changed vhv spec from 10.5v~11.5v to 9.5v~10.5v p29,40,47 apr/08/2008 2. added note 1 of ac characteristics p31 1.5 1. modified data at silicon id dead timing waveform p48 may/29/2008 1.6 1. renamed csp package as lfbga p 2,56 aug/15/2008 www.datasheet.co.kr datasheet pdf - http://www..net/
mx29lv640d t/b 62 m acronix i nternational c o., l td . headquarters macronix, int'l co., ltd. 16, li-hsin road, science park, hsinchu, taiwan, r.o.c. tel: +886-3-5786688 fax: +886-3-5632888 macronix america, inc. 680 north mccarthy blvd. milpitas, ca 95035, u.s.a. tel: +1-408-262-8887 fax: +1-408-262-8810 email: sales.northamerica@macronix.com macronix asia limited. nkf bldg. 5f, 1-2 higashida-cho, kawasaki-ku kawasaki-shi, kanagawa pref. 210-0005, japan tel: +81-44-246-9100 fax: +81-44-246-9105 macronix (hong kong) co., limited. 702-703, 7/f, building 9, hong kong science park, 5 science park west avenue, sha tin, n.t. tel: +86-852-2607-4289 fax: +86-852-2607-4229 http : //www.macronix.com macronix international co., ltd. reserves the right to change product and specifications without notice. taipei office macronix, int'l co., ltd. 19f, 4, min-chuan e. road, sec. 3, taipei, taiwan, r.o.c. tel: +886-2-2509-3300 fax: +886-2-2509-2200 macronix europe n.v. koningin astridlaan 59, bus 1 1780 wemmel belgium tel: +32-2-456-8020 fax: +32-2-456-8021 singapore office macronix pte. ltd. 1 marine parade central #11-03 parkway centre singapore 449408 tel: +65-6346-5505 fax: +65-6348-8096 macronix's products are not designed, manufactured, or intended for use for any high risk applications in which the failure of a single component could cause death, personal injury, severe physical damage, or other substantial harm to persons or property, such as life-support systems, high temperature automotive, medical, aircraft and military application. macronix and its suppliers will not be liable to you and/or any third party for any claims, injuries or damages that may be incurred due to use of macronix's products in the prohibited applications. www.datasheet.co.kr datasheet pdf - http://www..net/


▲Up To Search▲   

 
Price & Availability of MX29LV640DB

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X